Maxim’s redesigned DG/DG/DG analog switches now feature guaranteed low DG Improved, Dual, High-Speed Analog Switches. Data Sheet. Overview: Maxim’s redesigned DG/DG/DG analog switches now feature guaranteed low on-resistance matching between switches (2Ω max) and . The DG, DG and DG monolithic CMOS analog switches have TTL and CMOS compatible digital Details, datasheet, quote on part number: DG .
|Published (Last):||18 June 2007|
|PDF File Size:||15.49 Mb|
|ePub File Size:||13.14 Mb|
|Price:||Free* [*Free Regsitration Required]|
The algebraic convention whereby ratasheet most negative value is a minimum and the most positive a maximum, is used in this data sheet. Logic input waveform is inverted for switches that have the opposite logic sense.
The analog switches are bilateral, equally matched for AC or bidirectional signals. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Peak Detector A3 acting as a comparator provides the logic drive for operating SW1.
For information regarding Intersil Corporation and its products, see web site http: Information furnished by Intersil is believed daasheet be accurate and reliable.
Single or Split Supply Operation Applications? Another one selects eIN or discharges the capacitor in preparation for the next integration cycle. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or vg403 rights of third parties which may result from its use.
Intersil semiconductor products are sold by description only.
DG Datasheet(PDF) – Vishay Siliconix
For load conditions, see Specifications. This allows C1 to charge up adtasheet the analog input voltage. Low Power Consumption PD. Low charge injection simpli? The system will therefore store the most positive analog input experienced.
Limit forward diode current to maximum current ratings. The 44V maximum voltage range permits controlling 30VP-P signals. This is a stress only rating datasheft operation of the device at these or any other conditions above those indicated in the operational sections of this speci?
Refer to Figure 1 for test conditions. CL includes fixture and stray capacitance.
No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. One control signal selects the timing capacitor C1 or C2. Sample and Hold Circuits?
An epitaxial layer prevents the latch-up associated with older CMOS technologies. The pinout is similar, permitting a standard layout to be used, choosing the switch function as needed.
The output of A2 is fed back to A3 and compared to the analog input eIN.