74AS00 Quad 2-Input NAND Gate. Physical Dimensions inches (millimeters) unless otherwise noted (Continued). Lead Plastic Dual-In-Line Package ( PDIP). 74AS00 Datasheet, 74AS00 PDF, 74AS00 Data sheet, 74AS00 manual, 74AS00 pdf, 74AS00, datenblatt, Electronics 74AS00, alldatasheet, free, datasheet. description. These devices contain four independent 2-input positive-NAND gates. They perform the Boolean functions Y = A • B or Y = A + B in positive logic.
|Published (Last):||10 June 2009|
|PDF File Size:||11.98 Mb|
|ePub File Size:||8.55 Mb|
|Price:||Free* [*Free Regsitration Required]|
The final chip may either be burned on the spot using a programmable logic array PLA or may be produced in higher volumes by the IC manufacturer. Construct and test this circuit. Draw the input and output waveforms timing diagram. Observe here that the circuit dattasheet associated with Q4 in the totem-pole circuit are missing and the 74ass00 of Q3 is left open-circuited, hence the name open-collector. What is the diference between a inverter and a Schmitt trigger?
The following table is a growing list of various sub-families with their characteristics and designations. Problem 8 – 74ax00 The timer IC is a popular circuit for generating asymmetric rectangular waves. What are the criteria for determining the value of the pull-up resistor for an open collector output? Bus drivers with tri-state outputs are connected together to create a bus system. If you examine a typical circuit board today you 74as00 find more use of large ICs with hundreds of pins and fewer style ICs.
The tri-state bus driver has an enable input G. This is useful for creating a party-line data bus or control bus whereby any one of several circuits may pull the line LO without causing damage to another active output.
Calculate the range of values for this resistor. In order to put into perspective where the above devices fit into the scheme of things and how far we have come, it would be instructive to look at a chronology of computer electronics. Another common structure is CMOS complementary metal-oxide-silicon technology which exhibits low power and high noise immunity. Construct the circuit shown and study how the frequency and duty cycle are affected by R2 and C.
Families can be characterized by the relationship between propagation-delay and power.
(PDF) 74AS00 Datasheet download
In order for outputs to present a logic LO they have to have current-sinking capabilities. The chart shows the speed-power relationship of common TTL families.
Problem 7 – Schmitt trigger oscillator Construct this simple oscillator and measure the frequency of oscillation for a given R and C. An open-collector output has current sinking capabilities, that is, it can present a logic-LO output. What happens when the outputs of two totem-pole outputs are connected together? Outputs of several open-collector gates may be directly wired together to form a wired-OR logic function for negative logic.
Measure both the input voltage and the logic output of the inverter. Problem 11 – Monostable Multivibrator The circuit shows one-half of a 74LS dual “one-shot” monostable multivibrator being used to generate a pulse of adjustable width.
Digital IC manufacturers are continually trying to minimize the delay-power product and continue to produce families with different characteristics to suit specific needs. In other words, when Q3 is closed, Q4 is open. What is the voltage range that would be considered a logic LO? What is the minimum and maximum frequency of oscillation?
Why is negative logic commonly used? Let us examine the typical totem-pole output once again. In contrast with a normal totem-pole output, it cannot be the source of current and therefore cannot present a logic-HI on its own.
4D6 Lab Manual – Chapter 6
What is the difference between open collector, tri-state and totem-pole outputs? Regardless of the IC’s complexity or how it is created, basic knowledge of gates and flip-flops is still essential. These loads are characterized as input currents and will 74ws00 depending on whether the input logic level is LO or HI. This configuration with Q4 stacked on top of Q3 is referred to as a totem-pole output.
To give students a sense of the magnitudes of voltage, current, resistance, capacitance, time, frequency, etc. When and why would you use tri-state and 74as000 outputs as opposed to totem-pole outputs? Open-Collector Output Figure 6. Measure the voltage present at the input pin when no connection is made to it. Problem 10 What is meant by negative logic? From the measurements taken determine the propagation delay of a typical gate.
To present basic characteristic and limitations of gates. Conversely, when Q3 is open, Q4 is closed. The propagation delay dataxheet in gates can be useful for creating oscillatory circuits.
Two important factors in the consideration of each logic family datzsheet speed and power consumption. Complex electronic circuits for high volume production are produced today using ASICs application specific ICs compiled entirely using a computer-aided design CAD system.
What is the maximum current flowing through the outputs in c?
In normal usage a logic-HI is provided by an external pull-up resistor as shown. Analyze the circuits and explain the results. That is, from Ohm’s Law one talks about 1 volt across 1 ohm produces 1 ampere. What is the minimum and maximum values of R and C?
The first two conditions show the normal totem-pole operation.